MOBILE networks can be operated in a gate-level pipelined fashion allowing high throught-output. If MOBILE gates are directly chained, a four-phase clock scheme is requiered for this. A single phase scheme is possible adding latches to the MOBILE gates. This paper proposes and experimentally validates a new single-phase interconnection scheme that simplifies the inter-stage element, which translates in power, area and clock load advantages with respect to using latches.
characteristic can be exploited in logic design to significantly increase the functionality implemented by a single gate (in comparison to CMOS and bipolar technologies) [1] .
Logic circuit applications of RTDs are mainly based on the MOnostable-BIstable Logic Element (MOBILE) [2] which exploits the negative differential resistance of their I-V characteristic (Fig. 1a) . The MOBILE in Fig. 1b is an edge-triggered current controlled gate which consists of two RTDs connected in series and driven by a switching bias voltage, V CK . When V CK is low, both RTDs are in the on-state and the circuit is monostable. Increasing to an appropriate maximum value ensures that only the device with the lowest peak current switches (quenches) from the on-state to the off-state. Output is high if the driver RTD switches and it is low if the load does. Logic functionality can be achieved if the peak current of one of the RTDs is controlled by an input. In the configuration of the rising edge-triggered inverter MOBILE shown in Fig. 1c , the peak current of the driver RTD can be modulated using the external input signal. RTD peak currents are selected such that the value of the output depends on whether the external input signal is "1" or "0". In order to increase the robustness, it is desirable to replace the four-phase clock scheme by a simpler one. A network of MOBILE gates can be operated with a single clock phase [4] by alternating "non-return-to-reset" rising and falling edge-triggered stages. A "non-return-to-reset" rising (falling) edge-triggered stage is formed adding a latch enabled with high (low) level. This interconnection scheme resembles TSPC, the well-known CMOS gate level pipelined design style.
Interconnection of MOBILE logic gates:

Proposed interconnection scheme:
A detailed analysis of the operation of this architecture shows that the 'non-return-to-reset' is not necessary to ensure a correct operation. Moreover, it is enough to maintain the output of each MOBILE stage until the next one has evaluated. Thus, the latches reported in [4] , which exhibit a large static consumption that limits their practical usage, can be substituted by a simpler circuit. Moreover, simulations of alternating rising and falling edge-triggered MOBILE gates without inter-stage elements show correct operation. This is explained because the decision on which output the MOBILE will give is taken when V CK is approximately equal to 2V P . For this value of the clock voltage, the output of the previous MOBILE stage has not reached the reset value yet and, thus, it can be properly evaluated. In spite of this, since the MOBILE operating principle is very sensitive to load, an inter-stage element is advantageous to increase robustness and to ease design. This element takes care of fan-out and isolates MOBILE gates. 16902B. Note that the same sequence of the input is observed on the output as expected (there are six inverting stages in total since we are using inverters after each MOBILE inverter), with a delay between them, corresponding to three semi periods of the clock signal. This delay is associated to the consecutive evaluation of the three MOBILE stages. Moreover, the return to the reset value is observed. In order to validate circuit operation for faster clock transitions, and since increasing the frequency of the sinusoidal clock was not possible due to dynamic limitations of the pads, we have used a pulse generator. We have checked that the circuit also operates correctly for these much faster (smaller rising and falling times) clock transitions. In this experiment, the clock has been generated by a HP81134A pulse generator, with an operation frequency of 20MHz and rising and falling times, measured using low capacitance probe in our experimental set up, of 800ps. 
